Abstract -The performance of CdTe thin film photovoltaic devices are sensitive to process parameters. In this study, efforts are made to further understand the effects of process parameters like process temperature and variation in cadmium chloride passivation treatment on CdTe films deposited using a sublimation based deposition system. The effects on film microstructure are studied using advanced microstructural characterization methods like TEM, SEM, EDS and SIMS while electrical performance is studied using various electrical measurements such as current density vs. voltage and electroluminescence. The aim of this study is to provide new insight into the understanding of relationship between fabrication process, device performance and thin film microstructure.
I. INTRODUCTION
CdTe thin film Photovoltaics (PV) is an important technology for production of utility scale solar electricity. With recent improvements, research scale small devices have recorded efficiency of 19.6% [1] while modules with up to 16.1% efficiency [1] has been produced. CdTe is a p-type absorber layer in such films. Band gap of CdTe is 1.45 eV which is optimum for photovoltaic conversion. It also has a high coefficient of absorption which implies that a very thin film (~2 µm) is required for absorption of most of the solar spectrum. Studies have shown that cells made from films without passivation treatment exhibit poor efficiency which may be attributed to high density of stacking faults present in grains of the film [2] .
An important process step in the fabrication of high efficiency CdTe photovoltaic devices is the cadmium chloride (CdCl 2 ) passivation treatment. This passivation treatment improves film microstructure and electrical characteristics of CdTe photovoltaic devices [3] . Cells made in our lab without chloride treatment exhibit about 1% efficiency while passivation treatment improves the efficiency to ~13%. An earlier study has shown that annealing treatment in absence of CdCl 2 reduces the density of stacking faults in CdTe grains [4] . However, the treatment time and temperature without CdCl 2 does not have substantial effect on electrical performance and cell efficiency remains low. Use of cadmium chloride has been known to remove the stacking faults [2, 5] . Studies carried out on our sublimated CdTe have also shown that the passivation process initiates preferentially at the CdTe/CdS interface [6] . This study concentrates on variation of deposition temperature as well as varying passivation treatment of CdTe films. The change in electrical performance and respective microstructural changes are reported here. The goal here is to provide a further insight into the microstructural changes that occur due to change in process parameter and in turn relate them to the changes in electrical performance of CdTe thin film photovoltaic devices.
II. EXPERIMENTAL DETAILS
Cadmium telluride thin films are deposited at Colorado State University (CSU) using optimized sublimation based deposition on NSG-Pilkington TEC 12 soda lime glass that is coated with fluorinated tin oxide (FTO) that acts as a transparent conducting oxide (TCO). A continuous vacuum process is carried out to deposit the films in a superstrate configuration. Graphite vapor sources containing CdS, CdTe and CdCl 2 are heated to the sublimation temperatures of the respective materials. The superstrate is passed over different sources and forms a sealing arrangement with the graphite. A ~ 120 nm layer of cadmium sulfide is first deposited onto FTO layer with the superstrate inverted followed by ~2 µm layer of CdTe. Cadmium chloride passivation treatment at 400 º C in 2% oxygen atmosphere is then carried out followed by annealing. The optimum passivation treatment time for these kind of films is 120 seconds that is considered as the standard here. Following this a copper doping process is carried out [7, 8] . Each substrate allows fabrication of 9 research scale cells. Multiple cells with each process condition are prepared and the electrical characterization presented here show the best performing device from each such substrate.
For electrical characterization current density vs. voltage, open circuit voltage, short circuit current, fill factor and percentage efficiency data are collected using a JV tester that was fabricated and optimized in the Department of Physics at Colorado State University. Electroluminescence (EL) images are collected and studied using an EL setup that was fabricated and optimized in the Department of Physics at Colorado State University [9] .
In depth microstructure characterization of the CdTe film is carried out using Scanning Electron Microscopy (SEM), Transmission Electron Microscopy (TEM) and High Resolution Transmission Electron Microscopy (HRTEM).
TEM samples are prepared using Focused Ion Beam (FIB) milling using dual beam FEI Nova 600 Nanolab. A standard in situ lift out method is used to prepare the cross section sample through the film stack into the glass substrate. A platinum overlay is deposited on the top of the film to define the area of interest on surface of the sample, homogenize the final thinning of the samples and to avoid damage to the CdTe film surface from ion beam. STEM bright-field images and high resolution TEM images are captured using a FEI Tecnai F20 (S)TEM operating at 200 kV. TEM studies are performed at University of Loughborough, UK. Scanning Electron Microscope images and Energy Dispersive X-ray Spectroscopy data are obtained using Jeol JSM-7000F SEM with an inbuilt thermo electron Energy Dispersive X-ray Spectroscopy (EDS) system at Colorado State University's Central Instrumentation Facility.
III. CELLS WITH STANDARD PROCESS CONDITIONS
Standard samples are prepared by baking the substrate. Thereafter, a 120 nm CdS layer is deposited at 440 ºC substrate temperature followed by deposition of the CdTe layer. Entering the CdTe source the temperature of the substrate is 445 º C. This is followed by CdCl 2 deposition where the substrate temperature when it enters the CdCl 2 source is 406 º C. The temperature of the substrate at each stage is determined using advanced thermal modeling software that is designed using LabVIEW.
As mentioned earlier, grains of the CdTe layer have a very high density of stacking faults before CdCl 2 passivation treatment is carried out. The difference between the internal structures of such grains can be observed in the HRTEM images in fig. 1 . There is a dramatic improvement in cell device performance after standard CdCl 2 treatment is performed as compared to cells fabricated from as deposited CdTe films without any passivation treatment.
IV. CELLS WITH LOWER SUBSTRATE TEMPERATURE DURING CDTE DEPOSITION
To understand the effect of substrate temperature on device performance, cells are fabricated with CdTe deposited at 100 º C lower than the standard substrate temperature. The cells are analyzed before and after the CdCl 2 passivation treatment. Films without the passivation treatment show highly columnar CdTe grains, as well as a high density of smaller grains nucleating above the CdS layer. Also, voids at the CdTe free surface go deep between CdTe grains which may act as sites for chlorine accumulation when CdCl 2 passivation is carried out. Performing standard CdCl 2 treatment on the same films show grain growth and reduction in stacking faults. It is Cells deposited at 100 ºC lower substrate temperature exhibit poor electrical performance even after standard CdCl 2 treatment when compared to a standard CdTe/CdS device. As can be observed in figure 4 , such cells have a lower short circuit current as well as lower open circuit voltage. A considerable drop in fill factor is seen and consequences of these in form of poor efficiency are clearly reflected when compared to the same electrical parameters for cells fabricated from films deposited under standard condition. Electrical performance of these devices which support these observation are summarized in Table II.  TABLE II Cross section transmission electron micrographs of CdTe grains deposited at 65 º C higher substrate temperature are shown in figure 5 . Large density of stacking faults is observed in film that did not undergo CdCl 2 passivation treatment. Cells prepared from films deposited at higher substrate temperature with 2 times longer standard CdCl 2 treatment have comparable short circuit current as compared to cells prepared from films with standard CdCl 2 treatment. However, the open circuit voltage and fill factor see a considerable reduction that causes the overall device efficiency to drop. This may be due to chlorine accumulation in voids between grains. Cells prepared using films with 10 ºC higher temperature CdCl 2 treatment again has short circuit current and device efficiency comparable to that of standard samples. There is an improvement in open circuit voltage and fill factor when compared to standard cell as well as high temperature cells with standard CdCl 2 treatment.
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It is observed that films deposited at higher substrate temperature, with standard as well as higher temperature CdCl 2 treatment, exhibit considerable increase in fill factor and device efficiency when compared to standard cell. Table III below summarizes the above mentioned observations that provides a better understanding of the cell performance. Electroluminescence images of these devices give a good understanding of uniformity. Lower efficiency of cells with 2 time longer treatment time shows reduced intensity in EL image. This cell also shows poor uniformity as can be seen in figure 7 . 978-1-4799-4398-2/14/$31.00 ©2014 IEEEtemperature with 65 ºC higher substrate temperature during deposition gives the best intensity as well as uniformity within the scope of this study ( figure 7 ). This suggests that such process conditions result in better uniformity and intensity of CdTe photovoltaic devices along with improved open circuit voltage.
VI. UNDERSTANDING THE DETRIMENTAL EFFECT OF LONGER PASSIVATION TREATMENT
It is observed in the earlier section that a 2 times longer CdCl 2 passivation treatment results in poor cell performance. Chlorine maybe diffusing through the grain boundary during annealing process. Figure 5 shows a void between the grains that has very high concentration of chlorine in film that has 2 times longer CdCl 2 treatment. Similar voids away from the grain boundary and located inside the CdTe grains do not show any such chlorine rich areas. This supports the observation that chlorine may be diffusing through the grain boundary to reach the interface of CdTe and CdS. Secondary Ion Mass Spectroscopy (SIMS) depth profile shown in figure 8 shows high concentration of chlorine at the surface and at the interface of CdTe and CdS. No such chlorine rich regions are seen in the CdTe absorber layer. Poor performance of cells with longer CdCl 2 treatment may be related to chlorine concentration at the interface of CdTe and CdS that can be observed in the SIMS results ( figure 8 ). In addition, possibility of chlorine gathering at CdTe grain boundaries cannot be ruled out that may further cause deterioration in electrical performance of such cells. 
VII. CONCLUSIONS
Lower substrate temperature for CdTe deposition has a detrimental effect on device performance that can be related to film microstructure. Films with higher substrate temperature with hotter passivation treatment gives improved V OC and fill factor with current and efficiency comparable to standard cells which can also be related to film microstructure. Longer passivation treatment forms chlorine rich regions which may be related to lower device performance. Energy Dispersive Xray Spectroscopy of TEM samples (figure 5) shows chlorine build up in the voids between the grains at the grain boundaries. Chlorine may be diffusing through the grain boundaries to reach the CdTe/CdS interface as can be seen from SIMS depth profile of the films and the EDS data collected with BF-STEM ( figure 5 ). This may cause the initiation of passivation treatment at the CdTe and CdS interface.
Lower substrate temperature during CdTe deposition form high concentration of small CdTe grains at the interface of CdTe and CdS that has detrimental effect on cell performance. This also results in high density of longitudinal voids between the CdTe grains in the absorber layer and that extended through the thickness of the CdTe film. Higher substrate temperature during CdTe deposition forms larger grains that can be related to better device performance. Such films in addition to larger grains have grains that are well defined and do not show a lot of voids between CdTe grains. Relationships between these process parameters and uniformity of cells can be established using EL images. High substrate temperature cells with 10 ºC hotter CdCl 2 treatment temperature exhibits the best uniformity within the scope of this study along with higher V OC and fill factor.
